
C8051F380/1/2/3/4/5/6/7/C
SFR Definition 20.8. P1: Port 1
Bit
7
6
5
4
3
2
1
0
Name
Type
P1[7:0]
R/W
Reset
1
1
1
1
1
1
1
1
SFR Address = 0x90; SFR Page = All Pages; Bit Addressable
Bit Name Description Write
Read
7:0
P1[7:0]
Port 1 Data.
Sets the Port latch logic
value or reads the Port pin
logic state in Port cells con-
0: Set output latch to logic
LOW.
1: Set output latch to logic
HIGH.
0: P1.n Port pin is logic
LOW.
1: P1.n Port pin is logic
HIGH.
figured for digital I/O.
SFR Definition 20.9. P1MDIN: Port 1 Input Mode
Bit
7
6
5
4
3
2
1
0
Name
Type
P1MDIN[7:0]
R/W
Reset
1*
1
1
1
1
1
1
1
SFR Address = 0xF2; SFR Page = All Pages
Bit Name
Function
7:0
164
P1MDIN[7:0]
Analog Configuration Bits for P1.7–P1.0 (respectively).
Port pins configured for analog mode have their weak pullup, digital driver, and
digital receiver disabled.
0: Corresponding P1.n pin is configured for analog mode.
1: Corresponding P1.n pin is not configured for analog mode.
Rev. 1.4